Resistive random access memory (RRAM), which stores information through different resistance states, has potentially superior properties such as nano-second speed, >10 year retention, and >10 7 cycle endurance, along with good scalability (<100 nm).
1 RRAM can also exhibit >2 resistance states that may promise multi-bit storage. [2] [3] [4] [5] [6] [7] [8] In principle, if each single cell can display 2 N distinguished states, then for the same storage capacity the required die area will scale with 1/N. Stated alternatively, for the same die area, each 2 N -state layer of a 2D memory has the same storage capacity of N 2-state layers of a 3D memory. Obviously, this will greatly increase the storage density and/or reduce the integration complexity.
In the literature, multilevel states of RRAM are usually revealed by imposing a current compliance 3, 4 or through voltage programming. 2, 7 The fact that these approaches seem to be applicable to all types of RRAM, irrespective of their underlying switching/conduction mechanisms, suggests a common understanding of their existence and control may be possible. However, no such understanding has been provided to-date. Moreover, despite the relatively common observation of multilevel states, there has been no report of two-way switching between all the 2 N states, which will be required in order for them to function properly as reprogrammable memory. Here we will demonstrate two-way switching for the N ¼ 2 case (4 multiple states: 00, 01, 10, 11); we will also employ a circuit model to explain multilevel switching.
We demonstrate these ideas using a recently developed nanometallic RRAM, which is a purely electronic, metalinsulator switching memory built on a hybrid amorphous structure with a distributed electronic energy profiles, thus naturally allowing multiple states. [7] [8] [9] [10] Such RRAM exhibits several outstanding properties including excellent uniformity with small variations in switching voltages and resistance values, thus possibly providing highly reproducible multilevel states. 10 Although nanometallic RRAM can be implemented using a large variety of insulator:metal pairing, here we focus on Si 3 N 4 :Cr films (10 nm thick) with a Mo bottom electrode and a Pt top electrode (left inset in Figure 1(a) ). The mixture film was co-sputtered on unheated Si substrates using separate Si 3 N 4 and Cr targets in a magnetron sputtering system. To provide the bottom electrode, a Mo film (10 nm thick) was first deposited to cover the entire Si/SiO 2 substrate using DC sputtering. A top Pt electrode (40 nm thick) was later RF-sputter deposited through a shadow mask, forming cells of parallel capacitor type (Pt/Si 3 N 4 :Cr/Mo) with a diameter of 100 lm. The composition of the nanometallic films was determined to be 95% SiN 4/3 :5% Cr according to energy dispersive X-ray spectroscopy (EDX) with additional calibration by electron energy loss spectroscopy (EELS).
As-fabricated RRAM devices exhibit bipolar switching behavior as shown in the I-V curve in Figure 1 (a) obtained using the following voltage sweep sequence: 0 V, to 3 V, to À2 V, and to 0 V. Here a positive bias means current flowing from top to bottom. Initially conducting, the device shows a linear I-V curve corresponding to a flat resistance in the R-V curve (right inset in Figure 1(a) ). With an increasingly positive voltage, the device is sharply "turned off" at $2 V. Next, it stays at an insulating, high-resistance state (HRS) which exhibits a nonlinear I-V and R-V behavior. Under a negative voltage, the HRS passes through several intermediate states before eventually returning to the initial lowresistance state (LRS). From the shape of the I-V and R-V curves, it is obvious that there is easy access to the intermediate states from the HRS but not from the LRS. Similar (2013) problems (with similar I-V and R-V curves) often exist for other types of RRAM according to the literature. [11] [12] [13] As described in our previous work, I-V/R-V curves of the above kind can be very satisfactorily and quantitatively modeled by treating the device as a series connection of a load resistance R l and a cell resistance R c (Figure 1(b) ). The reader is referred to Ref. 7 for the experimental procedure for determining R l . Here, R l is the sum of all the non-film resistances in the device (electrodes, interface, line, and compliance resistance), whereas R c is the resistance of the film, which has a low-resistance cross section (area fraction ¼ F, with a constant resistance ¼ r L per area) and a high-resistance cross section (area fraction ¼ 1-F, with a non-linear resistance ¼ r H per area). As shown in Figure  1 (c), on-switching corresponds to the transition from the initial F ¼ 0 state to various larger F (intermediate) states at increasing jV c j, around a characteristic |V c À *j. During such transition, the cell resistance R c decreases, which causes jV c j on the cell to decrease and the voltage on R l to increase. Therefore, to compensate for the drop in jV c j, the partially switched device will need more external (negative) voltage before continuation of on-switching. This negative feedback during on-switching ensures a gradual I-V/R-V curve with many (indeed, infinite) intermediate states. Conversely, offswitching corresponds to the transition from the initial F ¼ 1 state to a lower-F state when V c rises past a characteristic V cþ *. But since any decrease in F leads to an increase in R c , hence a higher V c , there is a positive feedback: it results in a self-propelling transition to HRS, a transition that is completed as soon as it is started.
Because asymmetric feedback, which is rooted in R l , is the reason why intermediate states are not accessible during off-switching, tuning the R c /R l ratio should provide a means to adjust feedback to allow access. This idea was verified in our simulation (expressions and procedures for simulation are provided in Ref. 8, Methods) . Figure 2 (a) shows simulated R-V curves for a cell with a log-normally distributed dF/dV c (V cþ * $ 1.05 V at F ¼ 0.5, DV cþ * ¼ 60.23 V at F ¼ 0.1 and 0.9, respectively). When simulation is run with an applied voltage increasing at 0.1 V increment, for a device starting at 0 V with a very low resistance (small R c /R l ) corresponding to a large initial F, the off-switching is sharp and completed in one voltage increment (see F ¼ 0.9 and 0.5 in Figure 2(a) ). This is the case of large positive feedback: during the one-step transition, the voltage spent on the film rises from $V cþ * to $V, the latter well exceeding V cþ * þ DV cþ *, even though the applied voltage V merely increases by 0.1 V. After the transition, the final state already has F ¼ 0 (HRS). On the other hand, if the device starts from a higher resistance (a smaller initial F, a larger R c /R l ), then the required off-switching voltage is lower (see F ¼ 0.2 and 0.05 in Figure 2(a) ) because the cell now shares a higher fraction of the applied voltage. Meanwhile, intermediate states begin to appear on the switching curve. This corresponds to the case of limited feedback: even though V c also rises from $V cþ * to approach V in one voltage increment, it has not exceeded V cþ * þ DV cþ *, thus not triggered avalanche switching.
The simulation also predicted the "unloading" R-V/I-V curves of the intermediate states (Figure 2(b) ). For a device with an initial F ¼ 0.05, three intermediate states of F ¼ 1%, 0.07%, and 0.005% are obtained after three successive V increments. Decreasing the applied voltage afterwards causes "unloading" of V c , so these F values for the intermediate states remain unchanged. However, because r H is nonlinear, the "unloading" R-V curve is also non-linear, the more so the smaller F (Figure 2(b) ). At V ¼ 0, these intermediate states have distinctly different resistance values well separated from each other and from HRS (F ¼ 0) and the nominal LRS (F ¼ 0.05). If these memory states can be realized in practice, they should be rather easy to distinguish and to read. For these states we next illustrate a scheme for two-way switching. Here we use a 2-bit (N ¼ 2) memory, having four states that are ranked as 0-3 by their increasing resistance (note that this is different from the standard notation of calling the LRS the "1" state). The schematic switching R-V curves and triggering voltage-pulse trains are shown in Figure 3 . Most (9 out of 12) switches are straightforward requiring only a one-step pulse. However, to access intermediate states (state 1 and 2) from the LRS (state 0), a multi-step pulse with a small negative voltage step is required to raise the cell resistance to limit off-switching avalanche. This is the case of 0 ! 2 and 0 ! 1, in which a detour via state 3 is made before applying the negative voltage step. For 3 ! 2 switching, a two-step pulse is illustrated in Figure 3(a) , but a one-step pulse for direct transition is also feasible if the device is under a compliance control that prevents 3 ! 1 transition. The above scheme has been experimentally verified in nanometallic RRAM (its data provided in Figure 3(b) ).
Next, we employ voltage pulses (single pulse width: 100 ns) to implement the above scheme at a realistic write/ rewrite speed. The blue curve in Figure 4 (a) shows that the initial state 0 holds its resistance until V pulse > 1.8 V and then transitions to state 3. On the other hand, if the device starts from state 1, a 1 V pulse will transition it to state 2 (shown as the green curve), while a 2 V pulse will switch it to state 3. On a negative pulse, the state 3 can be reset back to either state 1 (with a À1 V pulse) or state 0 (with a À2 V pulse). These transitions are the essential ones that ensure the success implementation of the scheme in Figure 3 , but other switches had all been verified using one-step or multi-step pulses. These states were stable: they maintained their resistance values without roll off during retention tests lasting over 10 5 s. As shown in Figure 4 (b), states 0, 1, and 3 can all hold constant resistance. State 2 does show some resistance scatter, which may indicate exchanges between similar intermediate resistance states when subject to small perturbations. However, the scatter is small and will not affect distinguishing state 2 from neighboring state 1 and 3.
The two-bit memory above should not suffer from long RC time or slow switching speed. Concerning the RC time, we refer to Figure 1(b) and envision a cell capacitance C c in parallel to R c . It is then trivial to show that the RC time of the device is R l C c ð R c R c þR l Þ, which is bounded by R l C c and essentially independent of the bit resistance. Typical values measured for our RRAM are R l $ 1 kX and C c $ 100 pF for a 100 Â 100 lm 2 cell, which gives R l C c $ 10 À7 s. Since R l in our device is mainly due to spreading resistance and is relatively area-independent but the capacitance scales linearly with the area, the projected R l C c is $ 10 À13 s for a 100 Â 100 nm 2 cell, which is more than satisfactory. Using the state-of-theart CMOS technology, for which the typical sheet resistance for metal conductor layers is 0.05 X/sq, we also estimate for a 10 Gbit storage unit (10 5 Â 10 5 ) a line resistance of the order of 0.05 X/sq Â 10 5 sq or 5 kX, which is 5 Â the value for R l above. Thus, the delay time (5Â longer) is still extremely short for a 100 Â 100 nm 2 cell. In addition, since nanometallic films can easily exhibit intermediate states with R intermediate ) R l , R l of the above type would not affect the readability/detectability of intermediate states.
Concerning the switching time, we refer to Figure 3 (a) to compute an average for a 2-bit memory array, assuming all 4 states are equally populated and all 12 transitions are equally executed. Since 9 transitions need 1-step pulses, 2 transitions need 2-step pulses and 1 transition (0 ! 2) needs a 3-step pulse; the average switching time of this 2-bit-4-state memory is 1.33 times that of a 1-bit-2-state memory. Therefore, the tradeoff between a higher storage density (2Â) and a slower writing speed seems favorable.
We now return to the constitutive basis of multistate memory. Referring to Figure 1(c) , we see that multiple state transition is the result of the gradual inter-conversion curve (F(V c )) between r H and r L elements. In nanometallic memory, the r L state is the metallic state of a random conductor, and the r H state is the insulating state in which charge-filled negative-U centers have blocked electron passage in their vicinity. Trapping and detrapping are thus responsible for the r L $ r H conversion, which is voltage-driven governed by the energy landscape in the random material. Since the landscape in such material is inherently diverse, by nature this conversion must be energetically dispersive and can be triggered by a range of voltages as schematically illustrated in Figure 1 (1)- (3), we obtain R l /R c > DV cþ */V cþ * as the criterion for switching avalanche. In Figure 2 , which uses R l ¼ 300 X and DV cþ */V cþ * ¼ 0.22, the condition separating sharp and continuous switching should be R c ¼ 1363 X. Indeed, continuous switching in Figure 2 (a) begins with F ¼ 0.2, corresponding to R c ¼ 1250 X.
As shown elsewhere for both bipolar and unipolar materials, 7, 8 reasonable to attempt more storage bits by expanding the resistance range (e.g., lowering the LRS by using a larger onswitching voltage) or increasing the current compliance through a larger R l , the above analysis points to the shortcomings of these approaches: a large R l /R c is inherently unstable for off-switching, and a large R l will increase the RC time. On the other hand, RRAM with a negligible R l has some advantage: for example, in Figure 3 state 0 can directly switch to state 2 if no positive feedback is provided. Systems with a highly dispersive dF/dV c , i.e., a large DV cþ */V cþ *, are obviously desirable from this perspective. Finally, we address two practical issues in implementing the current scheme. The first issue/concern for multilevel RRAMs is about their large R contrast, which could cover several orders of magnitude making it difficult to differentiate different states without using a complicated sensing circuit. Such concern is particularly valid for conventional (filamentary or/and ionic) multilevel RRAM, in which it is very difficult to tune the resistance values by fine-tuning the device composition and/or configuration. However, this is not the case in nanometallic RRAM. Indeed, a competitive advantage of nanometallic RRAM over conventional RRAM is its ability to tune the resistance values through either thickness (HR resistance increasing with thickness following an exponential dependence) or metal concentration (HR resistance decreasing with concentration spanning several orders of magnitude). [8] [9] [10] Therefore, it is entirely feasible to adjust the HR resistance to "squeeze" all the resistance states into a certain range so that they are all readable by the standard sensing circuit. The other concern is the complexity demanded on the drive circuit to generate the multi-impulse pulse trains in Figure 3 . However, the complexity level of our pulse trains is fundamentally the same as that used in writing multilevel NAND memory. Moreover, since only one drive circuit is needed for each memory array, the complexity will not increase with storage size and therefore not significantly affect the space/cost saving consideration for using multi-bit cells.
In conclusion, we have demonstrated and analyzed a stable 2-bit-4-state nanometallic memory which can be read, written, and rewritten using voltage pulses. Even with only 2 bits, such storage memory already enjoys an advantage (2Â) in space/area saving at a modest increase (1.33Â) of average programming time. These results are applicable to other RRAM systems, and further advances in developing multiple bits may accelerate the adoption of highly integrated RRAM in future generations of digital memory.
